搜索资源列表
MC8051 IP Core
- 8051的IP软核,使用硬件描述语言编写,可以下载到FPGA/CPLD中作为片上系统的处理器-8051 IP soft-core, the use of hardware descr iption language can be downloaded to the FPGA / CPLD as a system-on-chip processor
fpga 8051单片机IP核
- fpga 8051单片机IP核。This is version 1.3 of the MC8051 IP core-8051 IP core. This is version 1.3 of the IP core MC8051
FFT变换的IP核的源代码 VHDL~
- FFT变换的IP核的源代码 VHDL~-FFT IP core of the source code for VHDL ~
Quartus IP核的使用方法和处理方法
- Quartus IP核的使用方法和处理方法,里面介绍的很详细讲的是IP核的的设计方法。-Quartus IP core using the method and approach, which describes in great detail about the IP core design approach.
opb_vga.EDK下的用户IP核
- 一个EDK下的用户IP核,进行OPB总线到VGA的转换,EDK under a user IP core, the OPB bus to VGA conversion
sha1_v01.zip
- SHA-1加密算法的IP核,内涵文档,仿真测试文件,SHA-1 encryption algorithm of the IP core, the connotation of documents, simulation test file
hssdrc_latest.tar.gz
- HSSDRC IP core is the configurable universal SDRAM controller with adaptive bank control and adaptive command pipeline. HSSDRC IP core and IP core testbench has been written on SystemVerilog and has been tested in Modelsim. HSSDRC IP core is li
C8051IP.rar
- FPGA应用,51单片机的IP核,在FPGA中嵌入单片机的源代码,FPGA applications, 51 MCU IP core, single-chip embedded in the FPGA source code
DDS.rar
- Quartus中实现的DDS 使用的是altera提供的IP core,DDS achieved Quartus using IP core provided by altera
pci.tar.gz 完成WB BUS和PCI bus之间的传输
- verilog编写的PCI总线,提供了Wishbone bus和PCI local bus之间的接口,内由两个独立的模块组成,分别完成WB BUS和PCI bus之间的传输,The PCI IP core (PCI bridge) provides an interface between the WISHBONE SoC bus and the PCI local bus. It consists of two independent units, one handling transact
PWM_LED.rar
- 基于ALTERA公司NIOSII的LED灯控PWM IP核设计,ALTERA-based company controlled NIOSII the LED lamp PWM IP-core design
PCI-IPcoreor1k[1]
- PCI的ip core,VHDL代码,希望对大家有帮助-PCI-ip core, VHDL code, we hope to help
aes_inv_cipher_top
- aes ip core, 128 bits
FFT_verilog
- verilog实现的FFT变换,经硬件测试其功能与Altera的FFT IP核相近-verilog implementation FFT transform, through hardware, test its functionality with Altera' s FFT IP core similar to
pwm
- 在Quartus 9.0 下实现的PWM IP核设计,周期占空比均可调。-PWM IP core design,which period and duty is adjustable.
10100MIP
- 以太网10100M IP核Verilog源码(可综合)\以太网10-100M IP核Verilog源码,可综合-10100M IP Ethernet core Verilog source code (which can be integrated) \ 10-100M IP Ethernet core Verilog source code can be integrated
IP
- ALTERAL的stratix4的IP核的使用讲解PPT,便于理解Stratix的IP核调用-The IP core stratix4 ALTERAL the use to explain the PPT, to facilitate the understanding the Stratix of IP core call
q_sys
- PCIe ip核。使用Quartus II 11.0,在Altera开发板4cgx15上验证通过。-PCIe ip core. Using the Quartus II 11.0, in the Altera development board 4cgx15 verify through.
8051_ip_core
- 8051微控制器的ip 核的vhdl源代码,其中包含了相应的测试程序.-8051 micro-controller ip nuclear vhdl source code, which contains the corresponding test procedures.
29becbce-7f76-454c-9f85-fb6138f83375
- cpu IP 核设计的verilong代码-cpu IP core design code verilong